

LT1813/LT1814

Dual/Quad 3mA, 100MHz, 750V/µs Operational Amplifiers

DESCRIPTION

The LT^\circledast 1813/LT1814 are dual and quad, low power, high speed, very high slew rate operational amplifiers with excellent DC performance. The LT1813/LT1814 feature reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than other devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier.

The output drives a 100 Ω load to ± 3.5 V with ± 5 V supplies. On a single 5V supply, the output swings from 1.1V to 3.9V with a 100 Ω load connected to 2.5V. The amplifiers are stable with a 1000pF capacitive load making them useful in buffer and cable driver applications.

The LT1813/LT1814 are manufactured on Linear Technology's advanced low voltage complementary bipolar process. The LT1813 dual op amp is available in 8-pin MSOP, SO and 3mm x 3mm low profile (0.8mm) dual fine pitch leadless packages (DFN). The quad LT1814 is available in 14-pin SO and 16-pin SSOP packages. A single version, the LT1812, is also available (see separate data sheet).

1

 $\sqrt{\frac{1}{\sqrt{1}}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

FEATURES

- **100MHz Gain Bandwidth Product**
- **750V/**µ**s Slew Rate**
- 3.6mA Maximum Supply Current per Amplifier
- **Tiny 3mm x 3mm x 0.8mm DFN Package**
- 8nV/ \sqrt{Hz} Input Noise Voltage
- Unity-Gain Stable
- 1.5mV Maximum Input Offset Voltage
- 4µA Maximum Input Bias Current
- 400nA Maximum Input Offset Current
- 40mA Minimum Output Current, $V_{OUT} = \pm 3V$
■ $\pm 3.5V$ Minimum Input CMR, $V_{S} = +5V$
- \pm 3.5V Minimum Input CMR, V_S = \pm 5V
- 30ns Settling Time to 0.1%, 5V Step
- Specified at \pm 5V, Single 5V Supplies
- Operating Temperature Range: -40° C to 85 $^{\circ}$ C

APPLICATIONS

- Active Filters
- Wideband Amplifiers
- Buffers
- Video Amplification
- Communication Receivers
- Cable Drivers
- Data Acquisition Systems

TYPICAL APPLICATION

R1 **Filter Frequency Response** w٨ R $R = 499\Omega$ $V_S = \pm 5V$ RQ C RG Ω – $R1 = 499Q$ $V_{IN} = 5V_{P-P}$ VIN $R_F = 475\Omega$ DISTORTION: OUTPUT MAGNITUDE (6dB/DIV) OUTPUT MAGNITUDE (6dB/DIV) R – $R₀ = 49.9_Ω$ 2nd < –76dB 1/4 LT1814 RF $R_G = 499\Omega$ $3rd < -90dB$ \cdot 1/4 LT1814 – $C = 3.3nF$ ACROSS FREQ $f_C = 100k$ Hz RANGE \cdot 1/4 LT1814 BANDPASS $Q = 10$ OUT \cdot $GAIN =$ R1 $GAIN =$ RG C $Q = \frac{R1}{R_0}$ R RF $f_C = \frac{1}{2\pi R_F C}$ – 1/4 LT1814 10k 1k 100k 1M 10M FREQUENCY (Hz) + 1814 TA02 1814 TA01 18134fa

Bandpass Filter with Independently Settable Gain, Q and fc.

ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION

Consult LTC marketing for parts specified with wider operating temperature ranges. *See Note 9.

**The temperature grades are identified by a label on the shipping container.

temperature range, otherwise specifications are at TA = 25°**C. VS =** ±**5V, VCM = 0V, unless otherwise noted. (Note 8)**

temperature range, otherwise specifications are at TA = 25°**C. VS =** ±**5V, VCM = 0V, unless otherwise noted. (Note 8)**

temperature range, otherwise specifications are at T_A = 25°C. V_S = 5V, V_{CM} = 2.5V, R_L to 2.5V, unless otherwise noted. (Note 8)

temperature range, otherwise specifications are at $T_A = 25^\circ \text{C}$. $V_S = 5V$, $V_{\text{CM}} = 2.5V$, R_L to 2.5V, unless otherwise noted. (Note 8)

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Differential inputs of ±6V are appropriate for transient operation only, such as during slewing. Large sustained differential inputs can cause excessive power dissipation and may damage the part.

Note 3: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 4: Input offset voltage is pulse tested and is exclusive of warm-up drift.

Note 5: Slew rate is measured between ±2V at the output with ±3V input for $\pm 5V$ supplies and 2V_{P-P} at the output with a 3V_{P-P} input for single 5V supplies.

Note 6: Full power bandwidth is calculated from the slew rate:

 $FPBW = SR/2\pi V_P$

Note 7: This parameter is not 100% tested

Note 8: The LT1813C/LT1814C are guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet the extended temperature limits, but is not tested at –40°C and 85°C. The LT1813I/LT1814I are guaranteed to meet the extended temperature limits.

Note 9: The LT1813D is 100% production tested at 25°C. It is designed, characterized and expected to meet the 0°C to 70°C specifications although it is not tested or QA sampled at these temperatures. The LT1813D is guaranteed functional from -40° C to 85 $^{\circ}$ C but may not meet those specifications.

Note 10: Propagation delay is measured from the 50% point on the input waveform to the 50% point on the output waveform.

18134fa

7

9

Small-Signal Transient (A_V = 1) Small-Signal Transient (A_V = -1)

8 10

 $R_L = 1k$

Small-Signal Transient $(A_V = 1, C_L = 100pF)$

Large-Signal Transient $(A_V = -1, C_L = 200pF)$

APPLICATIONS INFORMATION

Layout and Passive Components

The LT1813/LT1814 amplifiers are more tolerant of less than ideal board layouts than other high speed amplifiers. For optimum performance, a ground plane is recommended and trace lengths should be minimized, especially on the negative input lead.

Low ESL/ESR bypass capacitors should be placed directly at the positive and negative supply pins (0.01µF ceramics are recommended). For high drive current applications, additional 1µF to 10µF tantalums should be added.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole that can cause peaking or even oscillations. If feedback resistors greater than 1k are used, a parallel capacitor of value:

 $C_F > R_G \bullet C_{IN}/R_F$

should be used to cancel the input pole and optimize dynamic performance. For applications where the DC noise gain is 1 and a large feedback resistor is used, C_F should be greater than or equal to C_{IN} . An example would be an I-to-V converter.

Input Considerations

The inputs of the LT1813/LT1814 amplifiers are connected to the base of an NPN and PNP bipolar transistor in parallel. The base currents are of opposite polarity and provide first order bias current cancellation. Due to variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current, however, does not depend on beta matching and is tightly controlled. Therefore, the use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. For example, with a 100 Ω source resistance at each input, the 400nA maximum offset current results in only 40µV of extra offset, while without balance the 4µA maximum input bias current could result in a 0.4mV offset contribution.

The inputs can withstand differential input voltages of up to 6V without damage and without needing clamping or series resistance for protection. This differential input voltage generates a large internal current (up to 40mA), which results in the high slew rate. In normal transient closed-loop operation, this does not increase power dissipation significantly because of the low duty cycle of the transient inputs. Sustained differential inputs, however, will result in excessive power dissipation and therefore **this device should not be used as a comparator.**

Capacitive Loading

The LT1813/LT1814 are stable with capacitive loads from 0pF to 1000pF, which is outstanding for a 100MHz amplifier. The internal compensation circuitry accomplishes this by sensing the load induced output pole and adding compensation at the amplifier gain node as needed. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and ringing in the transient response. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (e.g., 75Ω) should be placed in series with the output. The receiving end of the cable should be terminated with the same value resistance to ground.

Slew Rate

The slew rate of the LT1813/LT1814 is proportional to the differential input voltage. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 5V output step in a gain of 10 has a 0.5V input step, whereas in unity gain there is a 5V input step. The LT1813/LT1814 is tested for a slew rate in a gain of -1 . Lower slew rates occur in higher gain configurations.

Power Dissipation

The LT1813/LT1814 combine two or four amplifiers with high speed and large output drive in a small package. It is possible to exceed the maximum junction temperature specification under certain conditions. Maximum junction temperature (T_1) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

$$
T_J = T_A + (P_D \bullet \theta_{JA})
$$

APPLICATIONS INFORMATION

Power dissipation is composed of two parts. The first is due to the quiescent supply current and the second is due to on-chip dissipation caused by the load current. The worst-case load induced power occurs when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 the supply voltage). Therefore P_{DMAX} is:

 $P_{DMAX} = (V^+ - V^-) \cdot (I_{SMAX}) + (V^+/2)^2/R$ or $P_{DMAX} = (V^+ - V^-) \cdot (I_{SMAX}) + (V^+ - V_{OMAX}) \cdot (V_{OMAX}/R_1)$

Example: LT1814S at 70 \degree C, V_S = ±5V, R_I = 100 Ω

 $P_{DMAX} = (10V) \cdot (4.5mA) + (2.5V)^{2}/100\Omega = 108mW$ $T_{JMAX} = 70\degree C + (4 \cdot 108 \text{mW}) \cdot (100\degree C/W) = 113\degree C$

Circuit Operation

The LT1813/LT1814 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the Simplified Schematic. Complementary NPN and PNP emitter followers buffer the inputs and drive an internal resistor. The input voltage appears across the resistor, generating current that is mirrored into the high impedance node.

Complementary followers form an output stage that buffers the gain node from the load. The input resistor, input stage transconductance, and the capacitor on the high impedance node determine the bandwidth. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input step. Highest slew rates are therefore seen in the lowest gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When a heavy load (capacitive or resistive) is driven, the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance moves the unity-gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that the total phase lag does not exceed 180° (zero phase margin), and the amplifier remains stable. In this way, the LT1813/ LT1814 are stable with up to 1000pF capacitive loads in unity gain, and even higher capacitive loads in higher closed-loop gain configurations.

SIMPLIFIED SCHEMATIC (one amplifier)

U TYPICAL APPLICATIO

Gain of 20 Composite Amplifier Drives Differential Load with Low Distortion

U PACKAGE DESCRIPTIO

DD Package

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

^{5.} LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

U PACKAGE DESCRIPTIO

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

S Package 14-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

THITEAR

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 15

U TYPICAL APPLICATIO

Two Op Amp Instrumentation Amplifier

U PACKAGE DESCRIPTIO

RELATED PARTS

16 LT/TP 0503 1K REV A · PRINTED IN THE USA CORPORATION THE USA CORPORATION THE USA LINEAR CORPORATION THE USA CORPORATION THE USA 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com

